グ



1/,29








FIG. 2









i

AUG 1 9 2002 3

3-3 SHIFT REGISTER SHIFT REGISTER SHIFT REGISTER DELAY UNIT , S33 **S32 S31** FIG. 4 S72 S73 .,432 S71 34 TIMING CONTROLLER MEMORY B MEMORY C MEMORY A <u>t</u> 83









FIG. 6





703-3 ,703-3 SHIFT REGISTER SHIFT REGISTER SHIFT REGISTER ,S33 , S32 ,S31 FIG. 7 732 ,S22 ,S72 ,S23 ,S73 , S21 S71 TIMING CONTROLLER ,742 743 MEMORY C MEMORY B MEMORY A S13₁ ,S12₁ ST. SS



FIG. 8







FIG. 9










FIG. 11







FIG. 12

BLOCK A+B TRANSFER DATA (S31)	$ \frac{2}{6} \frac{2}{6} \frac{2}{6} n + 1 \dots \frac{2}{6} n = \frac{2}{6} n + 1 \dots \frac{3}{6} n = \frac{2}{6} n +$
-------------------------------	--




1303 - 3SHIFT REGISTER Shift Register Shift Register **S**42 **S41** 1363 1361 DELAY UNIT DELAY UNIT --1332 1363 **S**32 1362 S33 361 **S3** FIG. 13 ~ 1345 -1343**S**26 -1341**S**72 **S74 S**75 **S73 S71** MEMORY BLOCK E MEMORY BLOCK MEMORY BLOCK A MEMORY BLOCK B MEMORY BLOCK C MEMORY BLOCK D TIMING CONTROLLER Ĵ. S56-S51 1371-S52_ S54~ 1375-1372-S53~ 1373-1374-S55~ 1376-|\$14| S₁₅ S16 S12 S₁₃ S11⁻

AUG 1 9 2002





15 / 29



4 n [1]	$\frac{7}{12}$ n $\frac{7}{12}$ n+1 $\frac{8}{12}$ n $\frac{4}{12}$ n+1	$\frac{8}{12}$ n+1 $\frac{9}{12}$ n
$\frac{3}{12}$ n $\frac{3}{12}$ n+		2n 12n+
:	7 17 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	15 n+1
$\frac{3}{12}$ n $\frac{3}{12}$ n + 1 $\frac{4}{12}$ 1		9 18 11 11 11 11 11 11 11 11 11 11 11 11
BLOCK A+B TRANSFER DATA (S31)	BLOCK C+D TRANSFER DATA (S32)	BLOCK E+F TRANSFER DATA (S33)

•	$\frac{3}{12}n\frac{3}{12}n+1\cdots\frac{4}{12}n\frac{11}{12}n$	$\frac{7}{12}$ n $\frac{7}{12}$ n+1 $\frac{8}{12}$ n $\frac{4}{12}$ n+1	$\frac{8}{12}$ n+1 $\frac{9}{12}$ n
LINE 1	:	4 n+1	2n+1 12n 12n+1
*	3 1 3 1 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 17 n+1 18 18 18 18 18 18 18 18 18 18 18 18 18	$\frac{9}{12}$ $\frac{9}{12}$ $\frac{12}{11}$
	BLOCK A+B DELAY OUTPUT (S41)	BLOCK C+D • DELAY OUTPUT (S42)	BLOCK E+F TRANSFER DATA (S33)










FIG. 19







1 m 1 m 2 m 1 m 2 m 2 m 2 m 2 m 2 m 2 m	$\frac{1}{2}m \left[\frac{1}{2} \right] \frac{1}{2}m$	1 in [1	2 "" m	711 711
:	:		:	
2	2	6	1 1 1 m+2	7
-	-	-	- - [7
2	2		2 "" 1 m+2	7.0
BLOCK ACE READ ADDRESS (S21)	BLOCK BDF READ ADDRESS (S22)	BLOCK A BEAN DATA (S71)	_	



FIG. 21

RGBRGB	1 m 1 m 2 m 1 m 2 m 2 m 2 m 2 m 2 m 2 m	RGB RGBRGB RGB	$m = \frac{1}{2} m + 16 \frac{1}{2} m + 2 \frac{1}{2} m + 16 \frac$	RGBRGB/////////////////////////////////
:	:	:	:	:
RGB M	2	RGB RGBRGB	$\frac{1}{12}$ m+2 $\frac{1}{2}$ m+1 $\frac{1}{2}$ m+2	RGB RGBRGB
COLOR SELECTION SIGNAL (S61)	COLOR SELECTION OUTPUT (S31)		COLOR SELECTION OLITPLIT (S32)	



FIG. 22







FIG. 23












FIG. 25



HOOK+BOK TOOK





FIG. 26




4











1



